Skip to content

Conversation

@jethroqti
Copy link
Contributor

Summary

  • Support SOC SW6100

Test plan

  • Use unit test with -m SW6100

Summary
- Support SOC SW6100

Test plan
- Use unit test with -m SW6100
@jethroqti jethroqti requested a review from cccclai as a code owner November 27, 2025 08:49
@pytorch-bot
Copy link

pytorch-bot bot commented Nov 27, 2025

🔗 Helpful Links

🧪 See artifacts and rendered test results at hud.pytorch.org/pr/pytorch/executorch/16003

Note: Links to docs will display an error until the docs builds have been completed.

✅ No Failures

As of commit 7e123d2 with merge base 5daa6e3 (image):
💚 Looks good so far! There are no failures yet. 💚

This comment was automatically generated by Dr. CI and updates every 15 minutes.

@meta-cla meta-cla bot added the CLA Signed This label is managed by the Facebook bot. Authors need to sign the CLA before a PR can be reviewed. label Nov 27, 2025
@jethroqti
Copy link
Contributor Author

@pytorchbot label "release notes: qualcomm"

@pytorch-bot pytorch-bot bot added the release notes: qualcomm Changes to the Qualcomm backend delegate label Nov 27, 2025
@jethroqti
Copy link
Contributor Author

@cccclai @haowhsu-quic
This PR add some pieces for SOC SW6100 support.
Would you please check it when you are available, thanks.

QcomChipset.SXR2330P: SocInfo(QcomChipset.SXR2330P, HtpInfo(HtpArch.V79, 8)),
QcomChipset.QCS9100: SocInfo(QcomChipset.QCS9100, HtpInfo(HtpArch.V73, 8)),
QcomChipset.SAR2230P: SocInfo(QcomChipset.SAR2230P, HtpInfo(HtpArch.V81, 4)),
QcomChipset.SW6100: SocInfo(QcomChipset.SW6100, HtpInfo(HtpArch.V81, 4)),
Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

@billmguo mentioned in the email saying it should be v79 HTP + 2MB vtcm, can we double check?

Copy link
Collaborator

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

The data was collected in internal QNN codebase. Since we don't have the corresponding device, could you try this configuration on your side?

Copy link
Contributor

@limintang limintang Dec 2, 2025

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

The data was collected in internal QNN codebase. Since we don't have the corresponding device, could you try this configuration on your side?

Referring to QC doc 80-74841-45 Rev. AA Qualcomm® Hexagon Tensor Processor Overview for SW6100, it states v79 HTP, but doesn't mention VTCM size. Is the doc inaccurate or outdated?

QcomChipset.SXR2330P: SocInfo(QcomChipset.SXR2330P, HtpInfo(HtpArch.V79, 8)),
QcomChipset.QCS9100: SocInfo(QcomChipset.QCS9100, HtpInfo(HtpArch.V73, 8)),
QcomChipset.SAR2230P: SocInfo(QcomChipset.SAR2230P, HtpInfo(HtpArch.V81, 4)),
QcomChipset.SW6100: SocInfo(QcomChipset.SW6100, HtpInfo(HtpArch.V81, 4)),
Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

SW6100 seems should be v79, 2MB VTCM not v81 4MB VTCM

QCS9100 = 77 # v73
SAR2230P = 95 # v81
SA8255 = 52 # v73
SW6100 = 96 # v81
Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Is there any formal doc can get the socid SW6100

Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

we have tried this it worked in our HW thanks approve the diff

@cccclai
Copy link
Contributor

cccclai commented Dec 2, 2025

Can you rebase to trigger the CI?

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

CLA Signed This label is managed by the Facebook bot. Authors need to sign the CLA before a PR can be reviewed. release notes: qualcomm Changes to the Qualcomm backend delegate

Projects

None yet

Development

Successfully merging this pull request may close these issues.

5 participants